December 21, 2020

## Solutions to Exercise 11

**Problem 1.** Let P be the problem of implementing C&S using base C&S objects, one of which can be non-responsive, and registers (non-faulty). Let Q be the problem of implementing consensus using registers in a system of n > 1 processes, one of which can crash (we know this problem to be impossible). We perform our proof by contradiction: assume there exists an algorithm A that solves P using k C&S objects, in a system of n processes (one of which can crash). If we find an algorithm B that solves problem Q, using A we have reached a contradiction.

From non-faulty C&S to consensus: We implement consensus in a system of  $N = \max(k, n)$  processes, one of which can crash. A process  $p_i$  that proposes a value, writes the value in a register R[i] and waits until a decided value is written in register D:

```
\begin{aligned} \textbf{initially:} \ \ D &= \bot, \ R[1,\ldots,N] = \bot \\ \textbf{upon} \ \ propose_i(v) \ \textbf{do} \\ & \quad R[i] \leftarrow v \\ & \quad \text{wait until } D \neq \bot \\ & \quad \textbf{return } D \end{aligned}
```

Each of the n processes then runs the following task in parallel and uses the hypothetical correct C&S object implemented using algorithm A.

```
parallel task Cons_i wait until some value v \neq \bot is written in some register R[j] use algorithm A to call CAS(\bot, v) on the non-faulty C&S object
```

 $D \leftarrow$  value returned by the CAS

From registers to non-responsive C&S: Each of n processes emulates one base C&S object. The processes share a 2-dimensional array CS of registers. When process i wants to invoke the CAS operation of C&S object x it invokes the following:

```
\begin{array}{c|c} \mathbf{upon} \ CAS_x(oldval,newval)_i \ \mathbf{do} \\ & CS[x][i] \leftarrow (\mathtt{invocation},oldval,newval) \\ & \text{wait until} \ CS[x][i] = (\mathtt{response},retval) \\ & \mathbf{return} \ retval \end{array}
```

Since one of the processes can fail, its corresponding C&S object becomes non-responsive. Each process i reads invocations from locations CS[i][\*] and applies them:

```
 \begin{aligned} \textbf{parallel task } & C_i \\ & \textbf{initially: } q = \bot \text{ (local variable)} \\ & \textbf{while } \textit{true } \textbf{do} \\ & & \textbf{for } j \leftarrow 1 \textbf{ to } n \textbf{ do} \\ & & & (\textit{type, oldval, newval)} \leftarrow \textit{CS}[i][j] \\ & \textbf{if } \textit{type} = \textbf{invocation then} \\ & & \textbf{if } q = \textit{oldval then } q \leftarrow \textit{newval} \\ & & & & CS[i][j] \leftarrow (\texttt{response}, q) \end{aligned}
```

**Problem 2.** We use 2t+1 base registers, so that always majority is correct. Read/write from/to majority of registers.

```
 \begin{tabular}{ll} \textbf{uses:} & R[1,\ldots,2t+1] - \text{SWMR registers $t$ of which can be non-responsive} \\ \textbf{upon } & write_1(v) \ \textbf{do} \\ & ts \leftarrow ts+1 \\ & \text{invoke } & write_1(ts,v) \ \text{on all } R[1,\ldots,2t+1] \\ & \text{wait for } t+1 \ \text{responses} \\ \end{tabular}   \begin{tabular}{ll} \textbf{upon } & read_i \ \textbf{do} \\ & \text{invoke } & read_i(v) \ \text{on all } R[1,\ldots,2t+1] \\ & \text{wait for } t+1 \ \text{responses} \\ & \textbf{return } & the \ value \ v \ with \ the \ highest \ timestamp \ ts \\ \end{tabular}
```

The presented algorithm implements a regular SWMR register. However, a regular register can be transformed into an atomic one (see the lecture slides about register transformations).